Scan test bandwidth management for Ultra large-scale System-on-Chip Architectures

Published on 19 Apr 2022. Written by Divyansh Jain

In the modern era of integrated circuit (IC) technology, multicore chip architectures need no insignificant test results introduced by the ruthless diminish of semiconductor devices which work as much faster and lower power consumption than ancient predecessors. This progression has inclined upwards to the spreading demand of SoC designs over their capability to enclose several diverse kinds of convoluted IP cores proceeding at distinct clock rates with distinctive power stimulations and numerous power-supply voltage stages.

It is obliged to cover test access mechanisms (TAM) and test capsules for several SoC dependent test patterns derived to employ devoted instruments. Test access mechanisms (TAMs) are generally used for the relocation of experimental data between the structure on-chip cores and embedded cores. As soon as the functions of upgrade test interface design or control logic, the results of both TAMs and test wrappers have been completed while consigning routing and layout restraints or grouping of cores.

Read more..

SLNOTE
It decreases the test time of desegregating system design by upgrading purposeful TAM and pin- count-aware test engaging. The reinstatement of purposeful TAMs can be done by the packet-switched network-on-chip system with the help of testing of the system on the chip by hand overriding test data through an on-chip transmission framework.

There are several techniques including harmoniously TAM and casing design as well as test data confining. By the way, test confining is an intrinsic feature of the system on chip (SOC) dependent DFT techniques. It conceals tests for every core independently through linear feedback shift register (LFSR) dwindling with time-multiplexed automatic test equipment (ATE) channels distributing data to subsequent cores. 

For SoC designs, automatic test equipment transmission capacity execution can play a vital aspect in expanding test data confined with no obvious impact on test utilization time. The functionality of this design can be termed as –

1. It includes a solver that is proficient in utilizing input and output channels emphatically.
2. It is a test engaging data sets-based process.
3. For the embedded deterministic test (EDT) environment, all microelectronic devices are utilizing the TAM design procedure.

SLLATEST
The ordered DFT technique for microelectronic circuit designs with a huge number of core stances important challenges is enforced. The biggest issue is that the total number of chip-level pins is fixed and doesn’t satisfy to propel all cores in parallel.

Procedure: The amount of control data required to occupy and transport between the ATE and DSR addresses enrolled seems to be an invisible inquiry. The SoC design of propelled systems can be divided into the following steps which are given below –

1. Using the IJTAG algorithm.
2. Utilizing the mean free path and devoted control link.
3. Using pipeline architecture.

C1 and C2 blocks are very important to SoC design procedures that employ cores under test and DSR assimilate ATE. The communication link is propagated through the IEEE 1149.1 protocol.

Conclusion: Various demolishing concerns related to SoC testing that expands on-chip test data confining with the capacity to actively utilize ATE channels are wrapped up. Outcomes have shown that the TAM verifies the utility of SoC design through derived model and number of test pins tradeoff.

SLDYK
Kit required to develop Scan test bandwidth management for Ultra large-scale System-on-Chip Architectures:

• VLSI

Technologies you will learn by working on Scan test bandwidth management for Ultra large-scale System-on-Chip Architectures:

• VLSI Design

Any Questions?